Abstract -This power devices using 0.25μm process lateral Diffused MOSFET (LDMOSFET) with N-buried layer (NBL) isolation on silicon-based and investigates the parameter extraction for modeling this LDMOSFET over high frequencies for RF transmitting applications. Both DC and the S-parameter measurements of the LDMOSFET were done. When device equivalent width of 800um which the BV DSS * f T figure of merit is achieve 273GHz*V. Comparing the S-parameters of the transistor obtained from simulation with those from measurement reveals that the proposed model can cover the frequencies ranging from 500MHz to 10GHz.
Introduction
In recent years, the radio-frequency (RF) on personal and commercial communication application are widely used. In the RF transmitting front-end module (FEM) standard and indispensable components includes III-V compound semiconductor based RF and pure silicon-based integrated circuit (HV-PMIC) [1] . In order to achieve the goal of system on chip (SOC), the circuits design have been tried to use CMOS transistors with the stacking or cascade structures to achieve higher voltage and power handling capability [2] [3] . Actually in a pure CMOS process to use stacking transistors to achieve high voltage operation have the problem of the above transistor's source and bulk can not operate at the same potential. In this paper, we use a high breakdown voltage and low Ron LDMOSFETs with Bipolar-CMOS-DMOS (BCD) process. From the measured RF characteristics of the LDMOSFET, it can instead of the stacking CMOSFETs as the RF power devices. The LDMOSFET is designed with four sets of finger-number (FN) in this paper. The multi-finger structure was not only reduces layout area but also reduces the gate resistance for lower RF noise [4] . Electrical properties and RF characteristics can meet in PA applications of the FEM.
In addition, this common-source (CS) LDMOSFET for RF, it needs an accurate small-signal model which includes the resistances, capacitances and inductances. In the extrinsic part of RF small-signal model, the cold-FET method was used to extract extrinsic parasitic resistances (Rs, Rd and Rg) and inductances (Ls, Ld and Lg) when the transistor was biased at VGS=VDS=0 V. For the intrinsic part, we can get it through with Y-parameter comes from the measured S-parameters. It can to prove this small-signal equivalent model and parameters accurate fit measurement data from 0.5 to 10 GHz.
Device discussion and measurement

A. Device description and DC Characteristics
This LDMOSFET was fabricated with a 0.25-μm high voltage BCD process technology. The benefits of this process are with lower dosage of drift-region to support high voltage and the NBL can make good isolation. There are we using field-plate and silicide-block skill to reduce the maximum electric field near the drain side. The rough cross-sectional structure of the LDMOSFET is shown in Fig. 1 . The source side of the device is connected together with the P-body tub. The width of the poly-silicon gate is 20-μm pre finger and contains multiple fingers (finger number FN=10, 20, 30, 40) in this experiment. The main DC parameters are summarized in Table 1 . 
B. RF Power Characteristics The S-parameter measurement is performed form 0.5GHz to 20GHz. To remove pad parasitic, the open and short pads de-embedding were done on the measured two port s-parameters. The derived BV DSS * f T figure of merit is about 273GHz*V and the power added efficiency (PAE) at 0.9GHz can achieve 49% with FN=40. The LDMOSFETs are measured at 0.9GHz, power gain and output power for V GS =3.3 and V DS =5V with different channel widths and the output 3 rd -order intercept point are illustrated in Fig. 2 (a) and (b), respectively. The device has a high input IP3 (IIP3= 20 dBm) and the OIP3 by calculating was 26.5 dBm.
In the experiments conducted in this article, at 0.9GHz and under the bias condition of V GS =5V and V DS =10V, the LDMOSFET show the better power gain and the best linearity, and the maximum output power can close to 26dBm. 
Parameter extraction and small signal modeling
The source terminal of the LDMOSFET internally connects to the bulk embedded in the P-body. S-parameters were measured with various bias and finger numbers (FN). Fig. 3 shows the small-signal equivalent circuit used to characterize the small-signal behavior of the LDMOS transistor (include C db and R db in the saturation region). The Z-parameter equations of the small-signal model can be expressed as:
The Z-parameter equations are further simplified by using the device biased at V GS =V DS =0V (zero-bias method) and high frequency approximation (beyond f T ) where capacitances are ignored [5] . In agreement with the work of Lee et al. [6] , the intrinsic part of the device only consists three capacitances (C gs , C gd and C ds ) in π-connection. Fig. 4 (a) and (b) shows the extrinsic resistances and inductances are extracted from the device with FN=40, respectively. The R g =3.08Ω, R d =4.3, R s =1.05Ω are obtained, and the extracted L g , L d and L s inductances are 210, 313 and 624 pH, respectively. In this LDMOSFET as the source connects to the bulk (Lightly doped), the conditions r sb >> R s and (ωC sb r sb ) 2 >> 1 are true. As a result, r sb and C sb can be ignored in R s //(1/jωC sb +r sb ) and it can reduce to be R s . Fig. 3 The common-source small signal equivalent circuit of LDMOSFET Inductance (pH) Fig. 4 The extracted resistance and inductance versus frequency.
After de-embedding the extrinsic contained in the Z-parameter matrix Z σ , the components in the Y-parameter matrix Y π representing the intrinsic parts are derived. The C gs , C gd , g m, and r ds are almost constant with various FN extracted. All intrinsic parameter of this LDMOSFET were extracted under the condition when the device is biased at V GS =3.3V and V DS = 5 V with FN=40 as shown in Table 2 . Fig. 5 (a) and (b) show the S21 and S11 with various FN were good curve fitting when considering de-embedding series inductances from 0.5 to 10 GHz. 
Conclusion
In this paper, we presented a LDMOSFET applied to the application of RF transmitting PA and a reliable model can applicable over a wide frequency range from 0.5 to 10GHz. Experimental results, used for FN=40 of the LDMOSFET show that device has a 10.15 GHz cutoff frequency and BVDS of 26V which its BVdss* f T value can achieve to 273 GHzV. We have obtained maximum power gain of 10 dB, and maximum output power of 26 dBm in our experimental conditions (V GS =3.3 and V DS =5V).
